Go to the source code of this file.
◆ LPC55S36_DMA0_ITRIG_BASE
#define LPC55S36_DMA0_ITRIG_BASE 0x0E000011 |
◆ LPC55S36_DMA0_OTRIG_BASE
#define LPC55S36_DMA0_OTRIG_BASE 0x16000000 |
◆ LPC55S36_DMA1_ITRIG_BASE
#define LPC55S36_DMA1_ITRIG_BASE 0x20000008 |
◆ LPC55S36_DMA1_OTRIG_BASE
#define LPC55S36_DMA1_OTRIG_BASE 0x24000002 |
◆ LPC55S69_DMA0_ITRIG_BASE
#define LPC55S69_DMA0_ITRIG_BASE 0x0E00000F |
◆ LPC55S69_DMA0_OTRIG_BASE
#define LPC55S69_DMA0_OTRIG_BASE 0x16000000 |
◆ LPC55S69_DMA1_ITRIG_BASE
#define LPC55S69_DMA1_ITRIG_BASE 0x20000008 |
◆ LPC55S69_DMA1_OTRIG_BASE
#define LPC55S69_DMA1_OTRIG_BASE 0x24000002 |
◆ RT595_DMA0_ITRIG_BASE
#define RT595_DMA0_ITRIG_BASE 0x2000000E |
◆ RT595_DMA0_OTRIG_BASE
#define RT595_DMA0_OTRIG_BASE 0x30000000 |
◆ RT595_DMA1_ITRIG_BASE
#define RT595_DMA1_ITRIG_BASE 0x4000000E |
◆ RT595_DMA1_OTRIG_BASE
#define RT595_DMA1_OTRIG_BASE 0x50000000 |